• Trap or NMI (non-maskable interrupt) generation (TR)

  • External request handling (ERU)

  • CPU Global overlay control (OVC)

  • SOTA control register (SOTACTRL)

  • Chip information register (CHIPINFO)