Skip to main content
Infineon LogoInfineon Logo
AURIX™ TC4xx™ T2G Documentation
1.0.0
  • 1.0.0
  • All versions
HomeCommunity
  • 32-bit TriCore™ AURIX™ TC4xx
    • AURIX™ TC4xx overview
    • Functional blocks
      • Analog-to-Digital Converter (ADC)
      • Asynchronous/Synchronous Interface (ASCLIN)
      • Central Processing Unit (CPU)
      • Controller Area Network interface (CAN)
      • Controller Area Network XL interface (CANXL)
      • CLOCK
      • CSRM - NDA only
      • CSS - NDA only
      • Data Routing Engine (DRE)
      • Debug and Trace
      • Enhanced Generic Timer Module (eGTM)
      • eXpanded Serial Peripheral Interface (xSPI)
      • Firmware
      • Flexible CRC Engine (FCE)
      • Flexible Peripheral Interconnect (FPI)
      • FlexRay™ controller (ERAY)
      • Gigabit Ethernet (GETH)
      • HSPHY - NDA only
      • High Speed Serial Link (HSSL)
      • Inter-Integrated Circuit (I2C)
      • Interrupt Router (IR)
      • LETH - NDA only
      • Local Memory Unit (LMU)
      • Logic-Test (TRI
      • LLI - NDA only
      • Micro Second Channel (MSC)
      • Non-Volatile Memory (NVM)
      • PPU - NDA only
      • Peripheral Component Interconnect Express (PCIe)
      • Peripheral Sensor Interface (PSI5)
      • Peripheral Sensor Interface with Serial Interface to PHY (PSI5-S)
      • Ports
      • Power Management System (PMS)
      • Queued Synchronous Peripheral Interface (QSPI)
      • Safety and security alarm Management Unit (SMU)
      • Secure Digital Multi-Media Card (SDMMC)
      • Shared Resource Interconnect (SRI)
      • Single Edge Nibble Transmission (SENT)
      • Stand-by Controller (SCR)
      • System Control Unit (SCU)
      • System Direct Memory Access (SDMA)
      • System Mode Management (SMM)
      • Volatile Memory Test (VMT)
      • Voltage and Temperature Monitors (VTMON)
      • Watchdog Timer Unit (WTU)
    • AURIX™ TC4xx documents
    • AURIX™ TC4xx tools and software
    • AURIX™ TC4xx development kits
    • Knowledge base articles
  • Disclaimer

Functional blocks

The functional blocks described in this document are:

  • Analog-to-Digital Converter (ADC)

  • Asynchronous/Synchronous Interface (ASCLIN)

  • Central Processing Unit (CPU)

  • Controller Area Network interface (CAN)

  • Controller Area Network XL interface (CANXL)

  • CLOCK

  • CSRM - NDA only

  • CSS - NDA only

  • Data Routing Engine (DRE)

  • Debug and Trace

  • Enhanced Generic Timer Module (eGTM)

  • eXpanded Serial Peripheral Interface (xSPI)

  • Firmware

  • Flexible CRC Engine (FCE)

  • Flexible Peripheral Interconnect (FPI)

  • FlexRay controller (ERAY)

  • Gigabit Ethernet (GETH)

  • HSPHY - NDA only

  • High Speed Serial Link (HSSL)

  • Inter-Integrated Circuit (I2C)

  • Interrupt Router (IR)

  • LETH - NDA only

  • Local Memory Unit (LMU)

  • Logic-Test (TRI)

  • LLI - NDA only

  • Micro Second Channel (MSC)

  • Non-Volatile Memory (NVM)

  • PPU - NDA only

  • Peripheral Component Interconnect Express (PCIe)

  • Peripheral Sensor Interface (PSI5)

  • Peripheral Sensor Interface with Serial Interface to PHY (PSI5-S)

  • Ports

  • Power Management System (PMS)

  • Queued Synchronous Peripheral Interface (QSPI)

  • Safety and security alarm Management Unit (SMU)

  • Secure Digital Multi-Media Card (SDMMC)

  • Shared Resource Interconnect (SRI)

  • Single Edge Nibble Transmission (SENT)

  • Stand-by Controller (SCR)

  • System Control Unit (SCU)

  • System Direct Memory Access (SDMA)

  • System Mode Management (SMM)

  • Volatile Memory Test (VMT)

  • Voltage and Temperature Monitors (VTMON)

  • Watchdog Timer Unit (WTU)

Last updated on Jul 21, 2025
Previous
AURIX™ TC4xx overview
Next
Analog-to-Digital Converter (ADC)
Docs
  • Disclaimer
  • Privacy Policy
  • Terms of use
© 1999-2025 Infineon Technologies AG