The FCE provides a parallel implementation of cyclic redundancy code (CRC) algorithms, implementing the IEEE 802.3 Ethernet CRC32, AUTOSAR CRC32P4, CCITT CRC16, and the SAE J1850 CRC8 polynomials. The FCE is targeted as a hardware acceleration engine for software applications or for operating system services that use CRC signatures.