• Each LMU instance has

    of SRAM

  • Provides byte, half-word, word, and double-word accesses, as well as double-word burst transactions of length 2,4, or 8

    to SRAM

  • Provides word and double-word access to most configuration registers

  • Each LMU has

    Access Protection Units (APUs)

    for memory access protection